



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/777,662

02/13/2004

Makoto Ogawa

12377/5

5641

23838 7590 12/11/2008

KENYON & KENYON LLP
1500 K STREET N.W.
SUITE 700
WASHINGTON, DC 20005

EXAMINER

PATEL, JAYESH A

ART UNIT

PAPER NUMBER

2624

MAIL DATE

DELIVERY MODE

12/11/2008

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No. 10/777,662	Applicant(s) OGAWA ET AL.	
	Examiner JAYESH A. PATEL	Art Unit 2624	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 12 September 2008.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-8 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-8 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 13 February 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

Response to Arguments

Applicant's arguments filed on September 12 2008 have been fully considered but they are not persuasive. Applicant is arguing on remarks **page 6 lines 5-8 "a same column"** is **"for example the center column"** however for the claims broadest reasonable interpretation **"a same column"** could be interpreted as **"a first, or a second or a third column—and so on"**. Similarly applicant is arguing on remarks **page 7 lines 15-18 "a same row"** is **"for example the center row"** however for the claims broadest reasonable interpretation **"a same row"** could be interpreted as **"a first, or a second or a third row—and so on"**. The limitations need to be recited in to the claims to support the arguments.

Similarly applicant is arguing on remarks **page 6 lines 5-8 "a plurality of rows"** is **"for example upper, middle and lower rows"** however for the claims broadest reasonable interpretation **"a plurality of rows"** could be interpreted as **"a first and a second rows or upper and middle rows (plurality means two or more)"**. Similarly applicant is arguing on remarks **page 7 lines 15-18 "a plurality of columns"** is **"for example left, middle and right columns"** however for the claims broadest reasonable interpretation **"a plurality of columns"** could be interpreted as **"a first and a second columns or left and middle column (plurality means two or more)"**. The limitations need to be recited in to the claims to support the arguments.

Applicant further argues on **(page 10 lines 3-4)** that Fujita's 2X2 blocks equivalent to the memory units can store data on the row memory only, the examiner disagrees. Fig 10 clearly shows the cells (1-4) in the memory unit block 2X2 storing the row memory 103 and the column memory 102. Paragraphs 0005 and 0011 clearly show that the storage and processing is done for train and line memory and not just the row memory.

Applicant further argues on **(page 10 lines 14-16)** that Fujita stores only one data 103, the examiner disagrees. Fujita in para 0025 as argued shows two data stored that is line memory and train memory. Fujita discloses the data transfer from 101 to 102 is performed and similarly the transfer from 101 to 103 is performed which shows multiple data stored.

Applicant further argues on **(page 10 lines 17-18)** that the application stores three data and Fujita stores only one data 103, the examiner disagrees. Fig 10 shows elements 1,2,3 and 4 in section 101 which are holding data, element 103 holds data and element 102 holds data therefore it is clear that Fujita holds at least three data as argued.

Claim Rejections - 35 USC § 112

The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

Art Unit: 2624

Claims 1-8 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention. Claims 1 and 3 recites limitations “stored in said first memory cell in the memory units of a same column and in a plurality of rows” and “stored in said second memory cell in the memory units of a same row and in a plurality of columns” which are not disclosed in the specifications on pages 3,4 and 8. The specifications clearly recite performing the computational processing for the pixel data of **a certain column** in the memory unit array Page 3 Line 14, **however does not recite same column and in a plurality of rows**. Also the specifications on page 3 Line 19 recites performing the computational processing for the pixel data of **a certain row in the memory unit array, however does not recite a same row and in a plurality of columns**. The applicant points in the remarks on pages 5 and 6 that (Fig 3 ,Page 7 Lines 14-21 and Page 8 Lines 4-14) for the support of the above limitations, the examiner disagrees. The explanation of Fig 3 on Page 7 Lines 14-21 and page 8 lines 4-14 does not recite or clearly explain the above limitations. The above limitations thus raise the issue of New matter.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1-8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fujita Yoshihiro (05-053898) hereafter Fujita in view of Kobayashi et al. (US 4550437) hereafter Kobayashi as best understood by the examiner in view of the 112 rejections.

Regarding Claim 1, Fujita discloses an image processing device in (Drawings 1- 10) to multiply a two-dimensional pixel data by a matrix of coefficients and filter said pixel data based on a sum of the multiplied results, said image processing device comprising: a memory unit array (Element 101 Drawing 10) in which a plurality of memory units in a form of matrix are arranged (2X2 blocks in bold are memory units in Drawing 10) which at least includes a first memory cell (circled Element 1 in each 2X2 block Drawing 10), a second memory cell ((circled Element 2 in each 2X2 block Drawing 10)) and a third memory cell ((circled Element 3 in each 2X2 block Drawing 10)) to store said pixeldata; a first calculator arranged .in rows of and in the number of columns of, said memory unit array to perform computation of the pixel data of a specified column (Element 21 Drawing 1) in the memory unit array and obtain a first processing data to store in said second memory cell (Element 102 Drawing 10);

Art Unit: 2624

and a second calculator arranged in columns of, and in the number of rows of, the memory unit array to perform computation of the first processing data of a specified row (Element 15 Drawing 1) of the memory unit array and obtain a second processing data to store in said third memory cell (Element 103 Drawing 10). Fujita explains the processing and data transfer of the pixels between the rows and columns at Para 0039 and as seen in Fig 11.

Fujita is silent and does not expressly disclose wherein said filtering is performed based on a computed result by the second calculator. Kobayashi discloses the filtering in (Fig 2 and Col 2 Lines 47-59). Fujita and Kobayashi are combinable because they are from the same field of endeavor and are analogous art. At the time the invention, it would have been obvious to a person of ordinary skill in the art to use the filtering as disclosed by Kobayashi. The suggestion/motivation for doing so would have been a parallel processing of the image data that achieves faster processing and can be implemented in an LSI structure in (Figs 2L'5 and Col 1 Lines 30-54). Kobayashi further discloses processor with the spatial filter for noise removal implemented in the form of LSI at (Col 1 Lines 10-29), therefore it would have been obvious to combine Kobayashi in the apparatus as specified in the claim 1.

Regarding Claim 2, Fujita and Kobayashi discloses the image processing device according to claim 1. Fujita further discloses wherein said first processing data is stored in a memory unit located in a middle row among said memory units

Art Unit: 2624

in the specified column (Drawing 10 element 102), and said second processing data is stored in a memory unit in a middle column among said memory units in the specified row in (Drawing 10 Element 103).

Claim 3 is a corresponding method claim of a device of Claim1. See the explanation of Claim 1.

Regarding claim 4, Fujita and Kobayashi discloses the image processing method according to claim 3. Fujita further discloses wherein said first processing data is stored in the memory unit in the middle row among said memory units in the specified column, and said second processing data is stored in the memory unit in the middle column among said memory units in the specified row in (Drawing 10 Elements 102 and 103). Fujita further discloses this in (Para 0022,0023,0024 and 0025) of the detailed description.

Regarding Claim 5, Fujita and Kobayashi discloses the image processing method according to claim 3. Fujita further discloses wherein computation in said first step is performed by shifting along rows, and subsequently, computation in said second step is performed by shifting along columns in (Drawing 3 and Para 0031-0035 of the Detailed Description). Drawing 10 also discloses the transfer

Art Unit: 2624

and computation of the pixel data at (Para 0022-0026). Kobayashi also discloses the computation and shifting in (Figs 4,5 and Col 3 Lines 22-67 through Col 4 Lines 1- 15).

Regarding Claim 6, Fujita and Kobayashi discloses the image processing method according to claim 4. Fujita further discloses wherein computation in the first step is performed by shifting along rows, and subsequently, computation in the second step is performed by shifting along columns at (Drawing 3 and Para 0031-0035 of the Detailed Description). Drawing 10 also discloses the transfer and computation of the pixel data at (Para 0022-0026). Kobayashi also discloses the computation and shifting in (Figs 4,5 and Col 3 Lines 22-67 through Col 4 Lines 1- 15).

Regarding Claim 7, Fujita and Kobayashi disclose the image processing method according to claim 3. Fujita further disclose wherein computation in the second step is performed by shifting along columns, and subsequently, computation in the first step is performed by shifting along rows at (Drawing 3 and Para 0031-0035 of the Detailed Description). Drawing 10 also discloses the transfer and computation of the pixel data at (Para 0022-0026). Kobayashi also discloses the computation and shifting in (Figs 4,5 and Col 3 Lines 22-67 through Col 4 Lines 1- 15).

Regarding Claim 8, Fujita and Kobayashi discloses the image processing method according to claim 4. Fujita further disclose wherein computation in the second step is performed by shifting along columns, and subsequently, computation in the first step is performed by shifting along rows at (Drawing 3 and Para 0031-0035 of the Detailed Description). Drawing 10 also discloses the transfer and computation of the pixel data at (Para 0022-0026). Kobayashi also discloses the computation and shifting in (Figs 4,5 and Col 3 Lines 22-67 through Col 4 Lines 1- 15).

Other Cited Prior art

The other cited prior art made of record but not relied on is (US 7283142).

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will

Art Unit: 2624

the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action. Any inquiry concerning this communication or earlier communications from the examiner should be directed to JAYESH A. PATEL whose telephone number is (571)270-1227. The examiner can normally be reached on M-F 7.00am to 4.30 pm (5-4-9).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jingge Wu can be reached on 571-272-7429. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

12/04/08

/Jayesh A Patel/
Examiner, Art Unit 2624

/Jingge Wu/
Supervisory Patent Examiner, Art Unit 2624